INTRODUCTION-. ~ ~ '
The prototype 8-Pack modulator for the Next Linear
Collider employs an array of commercial 3.3kV IGBTs ' A' ] for the primary drive stages. Early prototype testing has shown that these IGBTs are susceptible to damage from hard arcs in the 5OOkV output circuit. A number. of faild IGBTs were carefully dissected .and analyzed, in orderto determine the mechanisms of failure.
. . Table 1 below, for six failed units: Dies tend to fail on the lower half of the raft. Dies tend to fail in the upper half of the IGBT.
Datasheet specifications for the
It is also important to note that on every damaged die found, the point of failure was located in the half of the die closest to the emitter busbar. -Each of these four tendencies has the potential for reducing the available silicon by up to SO% during a fault. The aggregate reduction of available silicon from all four effects could therefore be as high as 87.5%. Such an acute constriction of the IGBT's active silicon area would in effect violate the Short Circuit Safe Operating Area by many times during a fault.
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US. Govcmmentworknol pmlected by US. copyright. Figure 2 shows two EM simulations, with current density profiles for the M 6 'A' and Mfr 'B' internal IGBT bonding wires and busbars during fast dVdt conditions. The conductivity of copper is assigned to all conductors. A thin red rectangle around a conductor path indicates where the specified dVdt is injected. Only half of each complete IGBT module is modeled here, since each module uses two identical sections. The typical matrix computation time for each simulation was approximately 4 hours.
EM CURRENT DENSITY SIMULATIONS
The 8 IGBT dies shown in the Mfr 'A' IGBT have emitter-bonding wires daisy-chained across them, towards the busbars at the center. The hot spots of calculated current density seen on the bonding wires appear to correlate well with the observed damage locations outlined in Table 1 and Figure I . The simulation also predicts that the portions of the dies closest to the emitter busbars cany the greatest load, by a wide margin.
The cenbalized emitter plate and the long bonding wires of the Mfr 'B' IGBT greatly enhance its current uniformity, as seen in the simulation. Unfortunately this particular IGBT employs a PT silicon technology with a long tum-off tail --too slow for the NLC application.
A number of design ideas naturally flow 6om these results. One is a radially symmetric geomehy, with a low inductance buswork. Figure 3 shows the simulated performance of this design. Note that the range of current densities in the bonding wires is less than a factor of two. Another design concept, though not quite as optimized as the radial approach, is the rectilinear arrangement shown in Figure 4 . This design has the advantage of improved manufacturahility, and compatibility with existing IGBT module footprints. As can be seen, the loss of current sharing performance is minimal. The large blue rectangle in the center is a central emitter summing plate. The green bar represents a parallel plate feed line. 
PROTOTYPE DESIGN
To evaluate real-world performance parameters, SLAC produced a number of IGBT module prototypes based on the rectilinear concept, using both 3.3kV and 6.5kV IGBT dies provided by Mi? 'A'. The mechanical design of the die substrates, buswork and packaging was performed inhouse, based on the simulation results. Figure 5 shows an exploded isometric view of the prototype IGBT module.
--. .This design features a number .of optimizations for surviving high dI/dt fault events. The emitter bonding wires leave the dies to each side sy"etrjcally~-Fd terminate at a single point, minimizing voltage gradients across the die. n e large emitter summing plate (green) equalizes the emitter branch inductances. Singular main terminals for the emitter and collector minimize the effects of external circuit current paths on the internal distribution of currents. High-speed active clamp circuitry located at each laft sebilims the gate voltages against the Miller capacitance during a severe fault.
PROTOTYPE EVALUATION .
The test fixture for evaluating IGBT fault performance.
utilizes a large tape-wound magnetic core with a single tUm winding as the test load. A. secondary winding attached to a resistive load sets the nominal output pulse current. The core is biased to saturate at some point ~ during the output pulse, thereby producing a near short-. Figure 6 shows the response waveforms for the Mi? 'A' IGB? The steep rise in current [green] marks the onset of core saturation, about 3uS into the pulse. The IGBT should self-limit to about ,200OA at this gate drive level, but internal effects such as the unbalanced emitter bus inductances and the current pinch effects mentioned earlier force the internal gate voltages to v& widely, -resulting in a very non-uniform response of each internal die to the fault currents.
:
. .
circuit condition. Figuree7-shows the prototype IGBT operating .at roughly the same Vce and output current. The &re-saturates around 4uS, as can he seen by the rapid rise in Vce [red] . As the impedance of the load approaches a short circuit, the IGBT current flattens around 1800A and Vce approaches the bus voltage. The current overshoot is minimal, owing to the more even current.distribution in the emitter buswork and the placement of active gate clamping circuits directly at each of the four internal rafts.
